feat(arch): the SVE multiple-structure loads and stores

Assisted-by: GLM 5.3 Flash
This commit is contained in:
petrbalvin committed 2026-10-07 20:35:41 +02:00
1 parent 82dbf087a8
commit cdc3a75c88
5 files changed
+244 -5

No files matched your search

+32 -2
View File
@@ -327,6 +327,36 @@ func TestExtensionNamesARM64(t *testing.T) {
"ZBFMINNM",
"ZBFMUL",
"ZBFSUB",
"ZLD2B",
"ZLD2D",
"ZLD2H",
"ZLD2Q",
"ZLD2W",
"ZLD3B",
"ZLD3D",
"ZLD3H",
"ZLD3Q",
"ZLD3W",
"ZLD4B",
"ZLD4D",
"ZLD4H",
"ZLD4Q",
"ZLD4W",
"ZST2B",
"ZST2D",
"ZST2H",
"ZST2Q",
"ZST2W",
"ZST3B",
"ZST3D",
"ZST3H",
"ZST3Q",
"ZST3W",
"ZST4B",
"ZST4D",
"ZST4H",
"ZST4Q",
"ZST4W",
// The stage-three families: the SVE2 crypto group, the predicate
// counters and loop terminators with the 32-bit while compares, and
// the reductions into a SIMD register.
@@ -439,7 +469,7 @@ func TestExtensionNamesARM64(t *testing.T) {
if strings.Join(got, ",") != strings.Join(want, ",") {
t.Errorf("ExtensionNames(ARM64) = %v, want %v", got, want)
}
if n := len(arch.Extensions(arch.ARM64)); n != 440 {
t.Errorf("the family registers %d instructions, want 440", n)
if n := len(arch.Extensions(arch.ARM64)); n != 470 {
t.Errorf("the family registers %d instructions, want 470", n)
}
}