 petrbalvin
|
3bc7c18bc3
|
fix(asm): materialise large RISC-V immediates
Assisted-by: DeepSeek V4 Pro
|
2026-08-13 16:04:08 +02:00 |
|
|
petrbalvin
|
f0512a4e1c
|
fix(asm): complete RISC-V compressed loads/stores and word arithmetic
Assisted-by: DeepSeek V4 Pro
|
2026-08-13 15:42:38 +02:00 |
|
|
petrbalvin
|
373c09f725
|
fix(asm): correct RISC-V operand order and complete RVC compression
Assisted-by: DeepSeek V4 Pro
|
2026-08-13 15:13:31 +02:00 |
|
|
petrbalvin
|
b78b6c5004
|
fix(asm): correct RISC-V frame layout and RVC encodings
Assisted-by: GLM 5.2
|
2026-08-13 14:41:57 +02:00 |
|
|
petrbalvin
|
31ee8e7941
|
feat(asm): add LoongArch encoder with ELF and GOOBJ emission
Assisted-by: DeepSeek V4 Pro
|
2026-08-13 11:24:44 +02:00 |
|
|
petrbalvin
|
243b087116
|
feat(riscv): add MOV pseudo-instruction and RVC compressed encoding
Assisted-by: DeepSeek V4 Pro
|
2026-08-02 18:22:00 +02:00 |
|
|
petrbalvin
|
eee7a6d4a4
|
feat(riscv): add RISC-V RV64A, FP and CSR instruction support
Assisted-by: Kimi K3
|
2026-08-02 11:45:00 +02:00 |
|
|
petrbalvin
|
a2acc9b5a3
|
feat(riscv): add prologue, epilogue and frame pseudo-register support
Assisted-by: Kimi K3
|
2026-08-02 00:18:00 +02:00 |
|
|
petrbalvin
|
f5088c52fc
|
feat(verify): add runtime ABI checks with sentinel registers and red-zone canary
Assisted-by: Qwen 3.8 Max Preview
|
2026-08-02 23:11:30 +02:00 |
|
|
petrbalvin
|
c9775c2b95
|
feat(verify): add the JIT execution substrate and gasm verify subcommand
Assisted-by: Qwen 3.8 Max Preview
|
2026-08-02 23:11:30 +02:00 |
|
|
petrbalvin
|
d5a4a6de45
|
feat: gasm-devkit 0.1.0 — GAsm lexer, parser, linter, formatter, LSP and amd64 assembler
Assisted-by: Qwen 3.8 Max Preview
|
2026-07-06 09:49:50 +02:00 |
|