 petrbalvin
|
6c66f5bbd9
|
test(asm): encode the new FP16 families through the registry
Assisted-by: GLM 5.3 Flash
|
2026-10-07 19:00:44 +02:00 |
|
|
petrbalvin
|
509afbb6c9
|
feat(arch): add the FP16 complex multiply and minimum-maximum to the extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 18:59:09 +02:00 |
|
|
petrbalvin
|
8080e0acef
|
feat(arch): add the AVX512-FP16 FMA families to the extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 18:58:49 +02:00 |
|
|
petrbalvin
|
d03de62c07
|
feat(arch): add the amd64 fp16 packed imm8-control group
Assisted-by: GLM 5.3
|
2026-10-07 13:51:48 +02:00 |
|
|
petrbalvin
|
8de1b371da
|
feat(arch): add the amd64 fp16 packed conversion family
Assisted-by: GLM 5.3
|
2026-10-07 13:51:48 +02:00 |
|
|
petrbalvin
|
fb6d01a7d0
|
feat(arch): encode the amd64 embedded rounding and SAE decorations
Assisted-by: GLM 5.3
|
2026-10-07 13:51:48 +02:00 |
|
|
petrbalvin
|
d275dee3ae
|
feat(arch): add the scalar FP16 memory forms to the amd64 extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 01:35:48 +02:00 |
|
|
petrbalvin
|
103864e8b2
|
feat(arch): add the VL packed FP16 forms to the amd64 extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:37:41 +02:00 |
|
|
petrbalvin
|
aa9c7ca030
|
feat(arch): add the imm8 scalar FP16 controls to the amd64 extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:33:30 +02:00 |
|
|
petrbalvin
|
0354a1f4c1
|
feat(arch): scale and exponent-extract the scalar FP16 in the extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:07:58 +02:00 |
|
|
petrbalvin
|
22055b9bf3
|
feat(arch): add the packed FP16 arithmetic to the amd64 extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:07:58 +02:00 |
|
|
petrbalvin
|
bc37ea5b79
|
feat(arch): add the AVX512-FP16 scalar family to the amd64 extension layer
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:07:58 +02:00 |
|
|
petrbalvin
|
28bea95128
|
feat(arch): add the amd64 extended-instruction layer with BF16 and VP2INTERSECT
Assisted-by: GLM 5.3 Flash
|
2026-10-07 00:07:58 +02:00 |
|