 petrbalvin
|
f41a86b660
|
feat(asm): add RISC-V ELF relocatable object emission and SB relocation
support
|
2026-08-03 08:51:00 +02:00 |
|
|
petrbalvin
|
7721353d44
|
feat(asm): add RVC compression for branches, arithmetic, and FP
Assisted-by: DeepSeek V4 Pro
|
2026-08-03 01:08:00 +02:00 |
|
|
petrbalvin
|
243b087116
|
feat(riscv): add MOV pseudo-instruction and RVC compressed encoding
Assisted-by: DeepSeek V4 Pro
|
2026-08-02 18:22:00 +02:00 |
|
|
petrbalvin
|
eee7a6d4a4
|
feat(riscv): add RISC-V RV64A, FP and CSR instruction support
Assisted-by: Kimi K3
|
2026-08-02 11:45:00 +02:00 |
|
|
petrbalvin
|
a2acc9b5a3
|
feat(riscv): add prologue, epilogue and frame pseudo-register support
Assisted-by: Kimi K3
|
2026-08-02 00:18:00 +02:00 |
|
|
petrbalvin
|
f860bf8ce6
|
feat(asm): add RISC-V encoder with RV64I/RV64M instruction formats
Assisted-by: Kimi K3
|
2026-08-01 19:51:00 +02:00 |
|